

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC) 61E D

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35010-XXXSP and M35011-XXXSP are TV screen display control IC which can be used to display information such as program schedules, the date and messages on the TV screen.

The differences among M35010-XXXSP and M35011-XXXSP are noted below.

To following explanations apply to the M35010-XXXSP. Specification variations for M35011-XXXSP are noted accordingly.

Type name	Characters available	DA6 of display RAM (bit 6 of addresses 00 ₁₆ to EF ₁₆)
M35010-XXXSP	128	Set the MSB of character code
M35011-XXXSP	64	Set to "0"


FEATURES

- Screen composition 24 columns X 10 lines
- Number of characters displayed 240 (Max.)
- Character composition 12 X 18 dot matrix
- Characters available
 - M35010-XXXSP 128 characters
 - M35011-XXXSP 64 characters
- Character sizes available ... 4 (horizontal) X 4 (vertical)
- Display locations available
 - Horizontal direction 128 characters
 - Vertical direction 64 characters
- Blinking Character units
 - Cycle : approximately 1 second, or approximately 0.5 seconds
 - Duty : 25%, 50%, or 75%
- Data input By the 8-bit serial input function
- Coloring
 - Background coloring (composite video signal)
- Blanking
 - Total blanking (14 X 18 dots)
 - Border size blanking
 - Character size blanking
- Synchronization signal
 - Composite synchronization signal generation
- Synchronized separation circuit Built-in
- 4 output ports (2 digital lines)
- Oscillation stop function
 - Be possible to stop the oscillation for display and for synchronized signal generation
- Exclusion function
- Reversed character display function

APPLICATION

TV, VCR

PIN CONFIGURATION (TOP VIEW)



Outline 20P4B

Note : The pins remarked "*" are selectable the input or output polarity when the character ROM masked.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION


Pin Number	Symbol	Pin name	Input /Output	Function
1	OSC1	Pins for attachment of external oscillator circuit	Input	There are the pins for attaching an external display oscillator circuit. The standard oscillation frequency is approximately 7MHz. This oscillation frequency determines the horizontal position of the display on the TV screen and the width of the characters.
2	OSC2		Output	
3	\overline{CS}	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.
4	SCK	Serial clock input	Input	When \overline{CS} pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.
5	SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Includes built-in pull-up resistor.
6	\overline{AC}	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.
7	V _{DD2}	Power pin	—	Please connect to +5V with the analog circuit power pin.
8	CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2V _{p-p} composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
9	LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
10	CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
11	V _{SS}	Earthing pin	—	Please connect to GND using circuit earthing pin.
12	P0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK1* (character background) signal output. Polarity can be selected when the character ROM is masked.
13	P1	Port P1 output	Output	This pin can be toggled between port pin output and CO1* (character background) signal output. Polarity can be selected when the character ROM is masked.
14	P2	Port P2 output	Output	This pin can be toggled between port pin output and BLNK2* (character background) signal output. Polarity can be selected when the character ROM is masked.
15	P3	Port P3 output	Output	This pin can be toggled between port pin output and CO2* (character background) signal output. Polarity can be selected when the character ROM is masked.
16	OSCOU	Pins for attachment of external oscillator circuit for synchronization signal generation	Output	These are the pins for attaching an external oscillator circuit for generating the synchronization signal. An oscillation of 14.32MHz is needed for NTSC, and an oscillation of 17.73MHz is needed for PAL.
17	OSCIN		Input	
18	HOR*	Horizontal synchronization signal input	Input	This pin inputs the horizontal synchronization signal. Hysteresis input. Polarity can be selected when the character ROM is masked.
19	VERT*	Vertical synchronization signal input	Input	This pin inputs the vertical synchronization signal. Hysteresis input. Polarity can be selected when the character ROM is masked.
20	V _{DD1}	Power pin	—	Please connect to +5V with the digital circuit power pin.

Note : The pins remarked "*" are selectable the input or output polarity when the character ROM masked.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 00₁₆ to EF₁₆ are assigned to the display RAM, address F0₁₆ to F8₁₆ are assigned to the display control registers. The memory constitution is shown in Figure 1.

Bit Address	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
00 ₁₆	EXP	C ₆ (Note)	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	Display RAM
}	Expansion bit	Character code							
	EF ₁₆	EXP	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	
F0 ₁₆	PTD 3	PTD 2	PTD 1	PTD 0	PTC 3	PTC 2	PTC 1	PTC 0	Port output specify
F1 ₁₆	TBASE 1	TBASE 0	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0	Horizontal display start position specify
F2 ₁₆	$\overline{\text{INT}}/\text{NON}$	SEPV	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	Vertical display start position
F3 ₁₆	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Character size specify
F4 ₁₆	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	Display mode specify
F5 ₁₆	$\overline{\text{N}}/\text{P}$	TEST 2	TEST 1	TEST 0	EXP 1	EXP 0	DSP 9	DSP 8	Expansion
F6 ₁₆	EQP	PAL H	PAL 25	ALL 24	FSC	BLINK 2	BLINK 1	BLINK 0	Blinking specify and so on
F7 ₁₆	BLKHF	BB	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0	Raster color specify
F8 ₁₆	DSP ON	CONT7F	STOP 1	STOP IN	RAM ERS	EX	BLK 1	BLK 0	Control display

Note : Set "0" in the case of M35011-XXXSP.

Fig. 1 Memory constitution

The internal circuit is reset and all display control registers (address F0₁₆ to F8₁₆) are set to "0" and display RAM (address 00₁₆ to EF₁₆) are set to "7F₁₆" when the AC pin level is "L".

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen constitution is shown in Figure 2.

Row Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00 ₁₆	01 ₁₆	02 ₁₆	03 ₁₆	04 ₁₆	05 ₁₆	06 ₁₆	07 ₁₆	08 ₁₆	09 ₁₆	0A ₁₆	0B ₁₆	0C ₁₆	0D ₁₆	0E ₁₆	0F ₁₆	10 ₁₆	11 ₁₆	12 ₁₆	13 ₁₆	14 ₁₆	15 ₁₆	16 ₁₆	17 ₁₆
2	18 ₁₆	19 ₁₆	1A ₁₆	1B ₁₆	1C ₁₆	1D ₁₆	1E ₁₆	1F ₁₆	20 ₁₆	21 ₁₆	22 ₁₆	23 ₁₆	24 ₁₆	25 ₁₆	26 ₁₆	27 ₁₆	28 ₁₆	29 ₁₆	2A ₁₆	2B ₁₆	2C ₁₆	2D ₁₆	2E ₁₆	2F ₁₆
3	30 ₁₆	31 ₁₆	32 ₁₆	33 ₁₆	34 ₁₆	35 ₁₆	36 ₁₆	37 ₁₆	38 ₁₆	39 ₁₆	3A ₁₆	3B ₁₆	3C ₁₆	3D ₁₆	3E ₁₆	3F ₁₆	40 ₁₆	41 ₁₆	42 ₁₆	43 ₁₆	44 ₁₆	45 ₁₆	46 ₁₆	47 ₁₆
4	48 ₁₆	49 ₁₆	4A ₁₆	4B ₁₆	4C ₁₆	4D ₁₆	4E ₁₆	4F ₁₆	50 ₁₆	51 ₁₆	52 ₁₆	53 ₁₆	54 ₁₆	55 ₁₆	56 ₁₆	57 ₁₆	58 ₁₆	59 ₁₆	5A ₁₆	5B ₁₆	5C ₁₆	5D ₁₆	5E ₁₆	5F ₁₆
5	60 ₁₆	61 ₁₆	62 ₁₆	63 ₁₆	64 ₁₆	65 ₁₆	66 ₁₆	67 ₁₆	68 ₁₆	69 ₁₆	6A ₁₆	6B ₁₆	6C ₁₆	6D ₁₆	6E ₁₆	6F ₁₆	70 ₁₆	71 ₁₆	72 ₁₆	73 ₁₆	74 ₁₆	75 ₁₆	76 ₁₆	77 ₁₆
6	78 ₁₆	79 ₁₆	7A ₁₆	7B ₁₆	7C ₁₆	7D ₁₆	7E ₁₆	7F ₁₆	80 ₁₆	81 ₁₆	82 ₁₆	83 ₁₆	84 ₁₆	85 ₁₆	86 ₁₆	87 ₁₆	88 ₁₆	89 ₁₆	8A ₁₆	8B ₁₆	8C ₁₆	8D ₁₆	8E ₁₆	8F ₁₆
7	90 ₁₆	91 ₁₆	92 ₁₆	93 ₁₆	94 ₁₆	95 ₁₆	96 ₁₆	97 ₁₆	98 ₁₆	99 ₁₆	9A ₁₆	9B ₁₆	9C ₁₆	9D ₁₆	9E ₁₆	9F ₁₆	A0 ₁₆	A1 ₁₆	A2 ₁₆	A3 ₁₆	A4 ₁₆	A5 ₁₆	A6 ₁₆	A7 ₁₆
8	A8 ₁₆	A9 ₁₆	AA ₁₆	AB ₁₆	AC ₁₆	AD ₁₆	AE ₁₆	AF ₁₆	B0 ₁₆	B1 ₁₆	B2 ₁₆	B3 ₁₆	B4 ₁₆	B5 ₁₆	B6 ₁₆	B7 ₁₆	B8 ₁₆	B9 ₁₆	BA ₁₆	BB ₁₆	BC ₁₆	BD ₁₆	BE ₁₆	BF ₁₆
9	C0 ₁₆	C1 ₁₆	C2 ₁₆	C3 ₁₆	C4 ₁₆	C5 ₁₆	C6 ₁₆	C7 ₁₆	C8 ₁₆	C9 ₁₆	CA ₁₆	CB ₁₆	CC ₁₆	CD ₁₆	CE ₁₆	CF ₁₆	D0 ₁₆	D1 ₁₆	D2 ₁₆	D3 ₁₆	D4 ₁₆	D5 ₁₆	D6 ₁₆	D7 ₁₆
10	D8 ₁₆	D9 ₁₆	DA ₁₆	DB ₁₆	DC ₁₆	DD ₁₆	DE ₁₆	DF ₁₆	E0 ₁₆	E1 ₁₆	E2 ₁₆	E3 ₁₆	E4 ₁₆	E5 ₁₆	E6 ₁₆	E7 ₁₆	E8 ₁₆	E9 ₁₆	EA ₁₆	EB ₁₆	EC ₁₆	ED ₁₆	EE ₁₆	EF ₁₆

The hexadecimal numbers in the boxes show the display RAM address.

Fig. 2 Screen constitution

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION

(1) Address F0₁₆

DA	Register	Contents		Remarks	
		Status	Function		
0	PTC0	①	P0 output (port 0)	Port output control	
		1	BLNK1* output		
1	PTC1	①	P1 output (port 1)		
		1	CO1* output		
2	PTC2	①	P2 output (port 2)		
		1	BLNK2* output		
3	PTC3	①	P3 output (port 3)		
		1	CO2* output		
4	PTD0	①	P0 output "L"		Port data control
		1	P0 output "H"		
5	PTD1	①	P1 output "L"		
		1	P1 output "H"		
6	PTD2	①	P2 output "L"		
		1	P2 output "H"		
7	PTD3	①	P3 output "L"		
		1	P3 output "H"		

Note : The mark ○ around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F1₁₆

DA	Register	Contents		Remarks																		
		Status	Function																			
0	HP0 (LSB)	⓪	If HS is the horizontal display start location, $HS = T \times (4 \sum_{n=0}^5 2^n HP_n + N).$ T : The oscillation cycle of oscillator OSC1, 2	Horizontal display start location is specified using the 6 bits from HP5 to HP0. Note : HP0 to 5 = (000000 ₂) and (100000 ₂) setting is forbidden																		
		1																				
1	HP1	⓪																				
		1																				
2	HP2	⓪																				
		1																				
3	HP3	⓪			<table border="1"> <thead> <tr> <th>HSZ11</th> <th>HSZ10</th> <th rowspan="2">N</th> </tr> <tr> <th>HSZ21</th> <th>HSZ20</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>9</td> </tr> <tr> <td>0</td> <td>1</td> <td>10</td> </tr> <tr> <td>1</td> <td>0</td> <td>11</td> </tr> <tr> <td>1</td> <td>1</td> <td>12</td> </tr> </tbody> </table>	HSZ11	HSZ10	N	HSZ21	HSZ20	0	0	9	0	1	10	1	0	11	1	1	12
		HSZ11				HSZ10	N															
HSZ21	HSZ20																					
0	0	9																				
0	1	10																				
1	0	11																				
1	1	12																				
1																						
4	HP4	⓪																				
		1																				
5	HP5 (MSB)	⓪																				
		1																				
6	TBASE0	⓪	No correction for the synchronous error by a noise.	The synchronized signal correction setting.																		
		1	Correction for the synchronous error by a noise.																			
7	TBASE1	⓪	No correction for a lack of the synchronized signal.																			
		1	Correction for a lack of the synchronized signal.																			

Note : The mark ⓪ around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F2₁₆

DA	Register	Contents		Remarks		
		Status	Function			
0	VP0 (LSB)	⓪	If VS is the vertical display start location, $VS = H \times (4 \sum_{n=0}^5 2^n VP_n + 3).$	The vertical start location is specified using the 6 bits from VP5 to VP0.		
		1				
1	VP1	⓪	H : Cycle with the horizontal synchronizing pulse 			
		1				
2	VP2	⓪			H : Cycle with the horizontal synchronizing pulse 	
		1				
3	VP3	⓪				H : Cycle with the horizontal synchronizing pulse
		1				
4	VP4	⓪		H : Cycle with the horizontal synchronizing pulse 		
		1				
5	VP5 (MSB)	⓪	H : Cycle with the horizontal synchronizing pulse 			
		1				
6	SEPV	⓪			Input both horizontal synchronization signal and vertical synchronization signal	
		1			Input the horizontal (composite) synchronization signal only	
7	INT/NON	⓪			Interlace	Scanning lines control (only in internal synchronization)
		1		Non-interlace		

Note : The mark ⓪ around the status value means the reset status by the "L" level is input to AC pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F3₁₆

DA	Register	Contents		Remarks									
		Status	Function										
0	HSZ10	⓪	<table border="1"> <tr> <td>HSZ10</td> <td>0</td> <td>1</td> </tr> <tr> <td>HSZ11</td> <td>1T/1dot</td> <td>2T/1dot</td> </tr> <tr> <td>1</td> <td>3T/1dot</td> <td>4T/1dot</td> </tr> </table>	HSZ10	0	1	HSZ11	1T/1dot	2T/1dot	1	3T/1dot	4T/1dot	Character size setting in the horizontal direction for the first line.
		HSZ10		0	1								
HSZ11	1T/1dot	2T/1dot											
1	3T/1dot	4T/1dot											
1													
1	HSZ11	⓪	<table border="1"> <tr> <td>HSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>HSZ21</td> <td>1T/1dot</td> <td>2T/1dot</td> </tr> <tr> <td>1</td> <td>3T/1dot</td> <td>4T/1dot</td> </tr> </table>	HSZ20	0	1	HSZ21	1T/1dot	2T/1dot	1	3T/1dot	4T/1dot	Character size setting in the horizontal direction for the 2nd line to 10th line.
		HSZ20		0	1								
HSZ21	1T/1dot	2T/1dot											
1	3T/1dot	4T/1dot											
1													
2	HSZ20	⓪	<table border="1"> <tr> <td>VSZ10</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ11</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ10	0	1	VSZ11	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the first line.
		VSZ10		0	1								
VSZ11	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													
3	HSZ21	⓪	<table border="1"> <tr> <td>VSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ21</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ20	0	1	VSZ21	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the 2nd line to 10th line.
		VSZ20		0	1								
VSZ21	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													
4	VSZ10	⓪	<table border="1"> <tr> <td>VSZ10</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ11</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ10	0	1	VSZ11	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the first line.
		VSZ10		0	1								
VSZ11	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													
5	VSZ11	⓪	<table border="1"> <tr> <td>VSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ21</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ20	0	1	VSZ21	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the 2nd line to 10th line.
		VSZ20		0	1								
VSZ21	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													
6	VSZ20	⓪	<table border="1"> <tr> <td>VSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ21</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ20	0	1	VSZ21	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the 2nd line to 10th line.
		VSZ20		0	1								
VSZ21	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													
7	VSZ21	⓪	<table border="1"> <tr> <td>VSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>VSZ21</td> <td>1H/1dot</td> <td>2H/1dot</td> </tr> <tr> <td>1</td> <td>3H/1dot</td> <td>4H/1dot</td> </tr> </table>	VSZ20	0	1	VSZ21	1H/1dot	2H/1dot	1	3H/1dot	4H/1dot	Character size setting in the vertical direction for the 2nd line to 10th line.
		VSZ20		0	1								
VSZ21	1H/1dot	2H/1dot											
1	3H/1dot	4H/1dot											
1													

Note : The mark ○ around the status value means the reset status by the "L" level is input to $\bar{A}C$ pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F4₁₆

DA	Register	Contents		Remarks																												
		Status	Function																													
0	DSP0	⓪	Line 1 is in the display mode specified by BLK0 and BLK1	DSP0 to DSP9 are each controlled independently <table border="1"> <thead> <tr> <th>BLK1</th> <th>BLK0</th> <th>DSPn</th> <th>Display mode for line n</th> </tr> </thead> <tbody> <tr> <td rowspan="2">0</td> <td rowspan="2">0</td> <td>0</td> <td>Border (Note)</td> </tr> <tr> <td>1</td> <td>Character</td> </tr> <tr> <td rowspan="2">0</td> <td rowspan="2">1</td> <td>0</td> <td>Character</td> </tr> <tr> <td>1</td> <td>Border</td> </tr> <tr> <td rowspan="2">1</td> <td rowspan="2">0</td> <td>0</td> <td>Border</td> </tr> <tr> <td>1</td> <td>Matrix-outline</td> </tr> <tr> <td rowspan="2">1</td> <td rowspan="2">1</td> <td>0</td> <td>Matrix-outline</td> </tr> <tr> <td>1</td> <td>Character</td> </tr> </tbody> </table> DSPn in the generic name for DSP0 to DSP9 Note 1 : The display mode for line n is the border size, and for the other lines, the display mode is the character size. If all DSPn (n : 0 to 9) are "0", the display mode is all line blanking OFF. Note 2 : DSP8 and DSP9 are assigned to address F5 ₁₆ .	BLK1	BLK0	DSPn	Display mode for line n	0	0	0	Border (Note)	1	Character	0	1	0	Character	1	Border	1	0	0	Border	1	Matrix-outline	1	1	0	Matrix-outline	1	Character
		BLK1	BLK0		DSPn	Display mode for line n																										
0	0	0	Border (Note)																													
		1	Character																													
0	1	0	Character																													
		1	Border																													
1	0	0	Border																													
		1	Matrix-outline																													
1	1	0	Matrix-outline																													
		1	Character																													
1	Line 1 is in a different display mode																															
1	DSP1	⓪	Line 2 is in the display mode specified by BLK0 and BLK1																													
		1	Line 2 is in a different display mode																													
2	DSP2	⓪	Line 3 is in the display mode specified by BLK0 and BLK1																													
		1	Line 3 is in a different display mode																													
3	DSP3	⓪	Line 4 is in the display mode specified by BLK0 and BLK1																													
		1	Line 4 is in a different display mode																													
4	DSP4	⓪	Line 5 is in the display mode specified by BLK0 and BLK1																													
		1	Line 5 is in a different display mode																													
5	DSP5	⓪	Line 6 is in the display mode specified by BLK0 and BLK1																													
		1	Line 6 is in a different display mode																													
6	DSP6	⓪	Line 7 is in the display mode specified by BLK0 and BLK1																													
		1	Line 7 is in a different display mode																													
7	DSP7	⓪	Line 8 is in the display mode specified by BLK0 and BLK1																													
		1	Line 8 is in a different display mode																													

Note : The mark ○ around the status value means the reset status by the "L" level is input to AC pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F5₁₆

DA	Register	Contents		Remarks												
		Status	Function													
0	DCP8	⓪	Line 9 is in the display mode specified by BLK0 and BLK1.	See the remarks of address F4 ₁₆ .												
		1	Line 9 is in the different display mode.													
1	DCP9	⓪	Line 10 is in the display mode specified by BLK0 and BLK1.													
		1	Line 10 is in the different display mode.													
2	EXP0	⓪	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td></td> <td>EXP0</td> <td>0</td> <td>1</td> </tr> <tr> <td>EXP1</td> <td>0</td> <td>Normal character + Blinking</td> <td>Reversed character (No blinking)</td> </tr> <tr> <td>1</td> <td>Normal character + Exclusion</td> <td>Reversed character + Exclusion</td> <td></td> </tr> </table>		EXP0	0	1	EXP1	0	Normal character + Blinking	Reversed character (No blinking)	1	Normal character + Exclusion	Reversed character + Exclusion		These registers are used to extend the function of the EXP bits in the addresses 0 ₁₆ to EF ₁₆ of the display RAM.
	EXP0	0		1												
EXP1	0	Normal character + Blinking		Reversed character (No blinking)												
1	Normal character + Exclusion	Reversed character + Exclusion														
1	1															
3	EXP1	⓪														
1	1															
4	TEST0	⓪	TEST0 to TEST2=(000 ₂)→Normal display													
		1														
5	TEST1	⓪														
		1														
6	TEST2	⓪														
		1														
7	N/P	⓪	NTSC mode	NTSC synchronization or PAL synchronization selection												
		1	PAL mode													

Note : The mark ⓪ around the status value means the reset status by "L" level is input to AC pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F6₁₆

DA	Register	Contents		Remarks												
		Status	Function													
0	BLINK0	⓪	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td>BLINK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLINK1</td> <td>0</td> <td>Blinking OFF</td> <td>Duty 25%</td> </tr> <tr> <td></td> <td>1</td> <td>Duty 50%</td> <td>Duty 75%</td> </tr> </table>		BLINK0	0	1	BLINK1	0	Blinking OFF	Duty 25%		1	Duty 50%	Duty 75%	Blinking duty ratio can be altered
				BLINK0	0	1										
BLINK1	0	Blinking OFF	Duty 25%													
	1	Duty 50%	Duty 75%													
1																
1	BLINK1	⓪	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td>BLINK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLINK1</td> <td>0</td> <td>Blinking OFF</td> <td>Duty 25%</td> </tr> <tr> <td></td> <td>1</td> <td>Duty 50%</td> <td>Duty 75%</td> </tr> </table>		BLINK0	0	1	BLINK1	0	Blinking OFF	Duty 25%		1	Duty 50%	Duty 75%	Blinking cycle can be altered
				BLINK0	0	1										
BLINK1	0	Blinking OFF	Duty 25%													
	1	Duty 50%	Duty 75%													
1																
2	BLINK2	⓪	Division of vertical synchronization signal into 1/64. Cycle approximately 1 second	Blinking cycle can be altered												
		1	Division of vertical synchronization signal into 1/32. Cycle approximately 0.5 second													
3	FSC	⓪	OSCIN oscillation frequency 4 × fsc	Oscillation frequency setting for OSCIN terminal (only effective with NTSC)												
		1	OSCIN oscillation frequency 2 × fsc													
4	ALL24	⓪	Blanking with all 24 characters in matrix-outline size.	Horizontal display range can be altered when all characters are in matrix-outline size.												
		1	Horizontal display period blanked.													
5	PAL25	⓪	Not revise the 25Hz vertical synchronizing.	This is available PAL mode only												
		1	Revise the 25Hz vertical synchronizing.													
6	PALH	⓪	The vertical synchronizing is interlace 625 and noninterlace 626 of horizontal synchronizing.	It is available in PAL mode. In NTSC mode, status is "0".												
		1	The vertical synchronizing is interlace 627 and noninterlace 628 of horizontal synchronizing.													
7	EQP	⓪	Not include the equivalent pulse	Setting the contents of composite synchronized signal at non-interlace.												
		1	Include the equivalent pulse													

Note : The mark ⓪ around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F7₁₆

DA	Register	Contents					Remarks																																								
		Status	Function																																												
0	PHASE0	⊙						Raster color setting. Coloring by composite video signals means that the phase angle of the background color signals for the color burst signals can be varied. The angle can be varied in units of $\pi/4$ rad. This differs from coloring by RGB output.																																							
		1	<table border="1"> <thead> <tr> <th>PHASE2</th> <th>PHASE1</th> <th>PHASE0</th> <th>NTSC Phase angle(color)</th> <th>PAL phase angle(color)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>(Black)</td> <td>(Black)</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$\pi/2$ [rad.]</td> <td>$\pm \pi/2$ [rad.]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$ [rad.]</td> <td>$\mp \pi/4$ [rad.]</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>same phase</td> <td>same phase</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π [rad.]</td> <td>$\pm \pi$ [rad.]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>$3\pi/4$ [rad.]</td> <td>$\pm 3\pi/4$ [rad.]</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>$3\pi/2$ [rad.]</td> <td>$\mp \pi/2$ [rad.]</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>(White)</td> <td>(White)</td> </tr> </tbody> </table>	PHASE2	PHASE1	PHASE0	NTSC Phase angle(color)		PAL phase angle(color)	0	0	0	(Black)	(Black)	0	0	1	$\pi/2$ [rad.]	$\pm \pi/2$ [rad.]	0	1	0	$7\pi/4$ [rad.]	$\mp \pi/4$ [rad.]	0	1	1	same phase	same phase	1	0	0	π [rad.]	$\pm \pi$ [rad.]	1	0	1	$3\pi/4$ [rad.]	$\pm 3\pi/4$ [rad.]	1	1	0	$3\pi/2$ [rad.]	$\mp \pi/2$ [rad.]	1	1	1
PHASE2	PHASE1	PHASE0	NTSC Phase angle(color)	PAL phase angle(color)																																											
0	0	0	(Black)	(Black)																																											
0	0	1	$\pi/2$ [rad.]	$\pm \pi/2$ [rad.]																																											
0	1	0	$7\pi/4$ [rad.]	$\mp \pi/4$ [rad.]																																											
0	1	1	same phase	same phase																																											
1	0	0	π [rad.]	$\pm \pi$ [rad.]																																											
1	0	1	$3\pi/4$ [rad.]	$\pm 3\pi/4$ [rad.]																																											
1	1	0	$3\pi/2$ [rad.]	$\mp \pi/2$ [rad.]																																											
1	1	1	(White)	(White)																																											
1	PHASE1	⊙																																													
		1																																													
2	PHASE2	⊙																																													
		1																																													
3	LEVEL0	⊙	Internal bias OFF					Generation of composite video signal bias potential																																							
		1	Internal bias ON																																												
4	BR	⊙						Character background color setting																																							
		1	<table border="1"> <thead> <tr> <th>BB</th> <th>BG</th> <th>BR</th> <th>NTSC phase angle(color)</th> <th>PAL phase angle(color)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>(Black)</td> <td>(Black)</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>$\pi/2$ [rad.]</td> <td>$\pm \pi/2$ [rad.]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$7\pi/4$ [rad.]</td> <td>$\mp \pi/4$ [rad.]</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>same phase</td> <td>same phase</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>π [rad.]</td> <td>$\pm \pi$ [rad.]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>$3\pi/4$ [rad.]</td> <td>$\pm 3\pi/4$ [rad.]</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>$3\pi/2$ [rad.]</td> <td>$\mp \pi/2$ [rad.]</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>(White)</td> <td>(White)</td> </tr> </tbody> </table>	BB	BG	BR	NTSC phase angle(color)		PAL phase angle(color)	0	0	0	(Black)	(Black)	0	0	1	$\pi/2$ [rad.]	$\pm \pi/2$ [rad.]	0	1	0	$7\pi/4$ [rad.]	$\mp \pi/4$ [rad.]	0	1	1	same phase	same phase	1	0	0	π [rad.]	$\pm \pi$ [rad.]	1	0	1	$3\pi/4$ [rad.]	$\pm 3\pi/4$ [rad.]	1	1	0	$3\pi/2$ [rad.]	$\mp \pi/2$ [rad.]	1	1	1
BB	BG	BR	NTSC phase angle(color)	PAL phase angle(color)																																											
0	0	0	(Black)	(Black)																																											
0	0	1	$\pi/2$ [rad.]	$\pm \pi/2$ [rad.]																																											
0	1	0	$7\pi/4$ [rad.]	$\mp \pi/4$ [rad.]																																											
0	1	1	same phase	same phase																																											
1	0	0	π [rad.]	$\pm \pi$ [rad.]																																											
1	0	1	$3\pi/4$ [rad.]	$\pm 3\pi/4$ [rad.]																																											
1	1	0	$3\pi/2$ [rad.]	$\mp \pi/2$ [rad.]																																											
1	1	1	(White)	(White)																																											
5	BG	⊙																																													
		1																																													
6	BB	⊙																																													
		1																																													
7	BLKHF	⊙	The halftone displaying "OFF" in superimpose					This register is available in the superimpose displaying only.																																							
		1	The halftone displaying "ON" in superimpose																																												

Note : The mark ⊙ around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F8₁₆

DA	Register	Contents		Remarks												
		Status	Function													
0	BLK0	⓪	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td style="border: none;"></td> <td style="border: none;">BLK0</td> <td style="border: none;">0</td> <td style="border: none;">1</td> </tr> <tr> <td style="border: none;">BLK1</td> <td style="border: none;"></td> <td style="border: none;">Blanking OFF</td> <td style="border: none;">Character size</td> </tr> <tr> <td style="border: none;"></td> <td style="border: none;"></td> <td style="border: none;">Border size</td> <td style="border: none;">Matrix-outline size</td> </tr> </table>		BLK0	0	1	BLK1		Blanking OFF	Character size			Border size	Matrix-outline size	Display mode variable
				BLK0	0	1										
BLK1		Blanking OFF	Character size													
		Border size	Matrix-outline size													
1																
1	BLK1	⓪														
		1														
2	EX	⓪	External synchronization	Synchronization signal switching												
		1	Internal synchronization													
3	RAMERS	⓪	RAM not erased	This register does not have the function as register. If RAM is erase continuously, set DSPON (address F8 ₁₆) to "0".												
		1	RAM erased													
4	STOPIN	⓪	Oscillation of OSCIN, OSCOUT for synchronization signals.	OSCIN oscillation stop												
		1	Stop oscillation of OSCIN, OSCOUT, for synchronization signals.													
5	STOP1	⓪	Oscillation of OSC1, OSC2 for display.	OSC1 and OSC2 oscillation switching. To stop the oscillation, set CS pin to "H" level and DSPON (address F8 ₁₆) to "0".												
		1	Stop the oscillation OSC1, OSC2 for display.													
6	CONT7F	⓪	Normal write mode.	Usually "0" fix. It is possible SVHS register is set to "1".												
		1	Continuously writing mode (character code 7F ₁₆)													
7	DSPON	⓪	Display OFF	Display can be altered.												
		1	Display ON													

Note : The mark ⓪ around the status value means the reset status by the "L" level is input to AC pin.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORMS

M35010-XXXSP has the following five display forms as the blanking function, when CO1*, BLNK1*, CO2*, and BLNK2* are output.

- (1) Blanking OFF : Blanking output signal (BLNK*) is cut off.
- (2) Character size : Blanking same as the character size.

- (3) Border size : Blanking the background as a size from character.
 - (4) Matrix-outline size : Blanking the background as a size from all character font size.
 - (5) All raster size : Blanking all raster area size.
- This display format allows each line (from the first line to the tenth line) to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 3 Display forms at each display mode

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

The figure 4 and 5 show the display examples using ports
P0 to P4 (digital output).




Fig. 4 Display example using ports P0(BLNK1*) and P1(CO1*) (display line)




Fig. 5 Display example using ports P2(BLNK2*) and P3(CO2*) (record line)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the serial input function. Example of data setting is shown in Figure 6.

No.	Memory Contents		DA	DA	DA	DA	DA	DA	DA	DA	
	Address/Data	Addition	7	6	5	4	3	2	1	0	
1	Address F8 ₁₆	Display OFF	1	1	1	1	1	0	0	0	
2	Data (F8 ₁₆)		0	0	0	0	1	×	×	×	
3	Data (00 ₁₆)	Setting to display RAM (address 00 ₁₆ to EF ₁₆) and registers (addresses F0 ₁₆ to F8 ₁₆)	EXP	C ₆ (Note)	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	
4	Data (01 ₁₆)		EXP	C ₆ (Note)	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	
	242		Data (EF ₁₆)	EXP	C ₆ (Note)	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
	243		Data (F0 ₁₆)	PTD 3	PTD 2	PTD 1	PTD 0	PTC 3	PTC 2	PTC 1	PTC 0
	244		Data (F1 ₁₆)	0	0	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
	245		Data (F2 ₁₆)	0	0	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
	246		Data (F3 ₁₆)	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10
	247		Data (F4 ₁₆)	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
	248		Data (F5 ₁₆)	N/P	0	0	0	EXP 1	EXP 0	DSP 9	DSP 8
	249		Data (F6 ₁₆)	EQP	PAL H	PAL 25	ALL 24	FSC	BLINK 2	BLINK 1	BLINK 0
	250		Data (F7 ₁₆)	BLKHF	BB	BG	BR	1	PHASE 2	PHASE 1	PHASE 0
	251		Data (F8 ₁₆)	Display ON	1	0	0	0	EX	BLK 1	BLK 0

Note : Set "0" in the case of M35011-XXXSP.

Fig. 6 Example of data setting by the serial input function

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 8 bits.
- (3) The data consists of 8 bits.
- (4) The 8 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 8 bits.




Fig. 7 Serial input timing

TIME BASE (SYNCHRONOUS SIGNAL CORRECTION) FUNCTION

Time base function can correct the errors from the lost synchronous signal or disordered synchronization by a noise, using the reference clock f_{osc1} .

The following are the correction method.

- (1) Time base 0—TBASE0 (DA6 of address $F1_{16}$)="1".
 - Cut-off a noise effect to synchronous signal.
 - Cut-off a noise during D period of Figure 9.
- (2) Time base 1—TBASE1 (DA7 of address $F1_{16}$)="1"
 - Correct the lost synchronous signal.
 - Generate the pulse if the synchronous signal has not input during C period of Figure 9. And stop to display the character till the next synchronous signal is input.




Fig. 9 Example of time base function

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS**CHARACTER FONT**

Images are composed on a 12 × 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.




Fig. 10 Character font and border

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Timing Requirements ($T_a = -20^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 5 \pm 0.5\text{V}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit	Remarks
		Min.	Typ.	Max.		
$t_w(\text{SCK})$	SCK width	200	—	—	ns	See Figure 11
$t_{su}(\overline{\text{CS}})$	$\overline{\text{CS}}$ setup time	200	—	—	ns	
$t_h(\overline{\text{CS}})$	$\overline{\text{CS}}$ hold time	2	—	—	μs	
$t_{su}(\text{SIN})$	SIN setup time	200	—	—	ns	
$t_h(\text{SIN})$	SIN hold time	200	—	—	ns	
t_{word}	1 word writing time	5	—	—	μs	




Fig. 11 Serial input timing requirements

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC) 61E D

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage	With respect to V _{SS}	-0.3 to 6.0	V
V _I	Input voltage		V _{SS} -0.3 ≤ V _I ≤ V _{DD} +0.3	V
V _O	Output voltage		V _{SS} ≤ V _O ≤ V _{DD}	V
P _d	Power dissipation	T _a =25°C	300	mW
T _{opr}	Operating temperature		-20 to 70	°C
T _{stg}	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (V_{DD}=5V, T_a=-20 to 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{DD}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	"H" level input voltage SIN, SCK, CS, AC, HOR*, VERT*	0.8V _{DD}	V _{DD}	V _{DD}	V
V _{IL}	"L" level input voltage SIN, SCK, CS, AC, HOR*, VERT*	0	0	0.2V _{DD}	V
V _{CVIN}	Composite-video signal input voltage CVIN	—	2V _{P-P}	—	V
f _{OSC1}	Oscillating frequency for display	6.3	7.0	7.7	MHz
f _{OSCIN}	Oscillating frequency for synchronized signal	—	14.32 17.73	—	MHz

ELECTRICAL CHARACTERISTICS (V_{DD}=5V, f_{OSC1}=7.0MHz, T_a=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{DD}	Supply voltage	T _a =-20 to 70°C	4.5	5.0	5.5	V
I _{DD}	Supply current		—	—	20	mA
V _{OH}	"H" level output voltage, P0 to P3	V _{DD} =4.5V, I _{OH} =0.4mA	3.5	—	—	V
V _{OL}	"L" level output voltage, P0 to P3	V _{DD} =4.5V, I _{OL} =0.4mA	—	—	0.4	V
R _I	Pull-up resistance SCK, AC, CS, SIN,		10	30	100	kΩ

VIDEO SIGNAL INPUT CONDITIONS (V_{DD}=5V, T_a=-20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{IN-CU}	Composite-video signal input clamp voltage	Sync-tip voltage	—	1.5	—	V

M35010-XXXSP, M35011-XXXSP

MITSUBISHI (MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Note for Supplying Power

Timing of power supplying to \overline{AC} pin

The internal circuit of M35010-XXXSP/M35011-XXXSP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 12.




Fig. 12 Timing of power supplying to \overline{AC} pin

After supplying the power (V_{DD} and V_{SS}) to M35010-XXXSP/ M35011-XXXSP and the supply voltage becomes more than $0.8 \times V_{DD}$, it needs to keep V_{IL} time; t_w of the \overline{AC} pin for more than 1ms.

Power supply timing about V_{DD1} pin and V_{DD2} pin.

The power need to supply to V_{DD1} and V_{DD2} at a time, though it is separated perfectly between the V_{DD1} as the digital line and the V_{DD2} as the analog line.

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC) 6LE D

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDERD ROM TYPE : M35010-001SP
 M35010-001SP is a standerd ROM type of M35010-XXXSP.
 The input/output polarity and character patterns are fixed to the contents of Table 1 and Figure 13 to 15.

Table 1 Input/output polarity of pins

Pin name	I/O	Polarity
HOR*	Input	Negative
VERT*	Input	Negative
P3(CO1*)	Output	Positive
P2(BLNK1*)	Output	Positive
P1(CO2*)	Output	Positive
P0(BLNK2*)	Output	Positive




Fig. 13 M35010-001SP character patterns (1)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 14 M35010-001SP character patterns (2)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 15 M35010-001SP character patterns (3)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDERD ROM TYPE : M35011-001SP

M35011-001SP is a standerd ROM type of M35011-XXXSP.

The input/output polarity and character patterns are fixed to the contents of Table 2 and Figure 16 to 17.

Table 2 Input/output polarity of pins

Pin name	I/O	Polarity
HOR*	Input	Negative
VERT*	Input	Negative
P3(CO1*)	Output	Positive
P2(BLNK1*)	Output	Positive
P1(CO2*)	Output	Positive
P0(BLNK2*)	Output	Positive




Fig. 16 M35011-001SP character patterns (1)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC) 61E D

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 17 M35011-001SP character patterns (2)

M35010-XXXSP, M35011-XXXSP

MITSUBISHI(MICMPTR/MIPRC)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

20P4B

Plastic 20pin 300mil SDIP

